3,733
edits
Changes
no edit summary
| caption =
<!----------------- Dados gerais ----------------->
| vendedor =
| lancado =
| descontinuado =
| soldby = | designfirm projetado = | manuf1 fabri1 = <!-- manuf1fabri1..5 -->
| cpuid =
<!----------- Especificações ------------>
| transistors transistores =| numcores qnucleos = | nucleos1 = <!-- nucleos1..5 -->
| gpu =
| npu =
| coprocessador =
| ram =
| modem1 = <!-- sock1modem1..5 -->
<!----------------- Performance ------------------>
| slowest =
| llcache =
<!------- Architecture and classification -------->
| application aplicacao = | sizetamanho-from de = | sizetamanho-to para =
| arch1 =
| microarch =
<!------------------ History ------------------->
| predecessor =
| sucessor =
}}
</pre>
| caption = A caption for the image
<!----------------- Dados gerais ------------------------------------------------------------------------------------->
| vendedor = Often, but not always, the same as the designfirm and/or manuf1
| lancado = When production began / Launch date →see talkpage section #Dates
| descontinuado = When production ended / Discontinued date →see talkpage section #Dates
| soldby = Often, but not always, the same as the designfirm and/or manuf1| designfirm projetado = Often, but not always, the same as manuf1 and/or soldby| manuf1 fabri1 = (1..5) Common manufacturers of the device
| cpuid = CPUID or PVR value
<!----------- Especificações -------------------------------------------------------------------------------->
| transistors transistores = Number of transistors, transistor count| numcores qnucleos = Number of cores (2 for dual-core)| nucleos1 = Identificação dos núcleos
| gpu = Integrated GPU
| npu = Integrated NPU
| isp = Integrated ISP
| dsp = Integrated DSP
| coprocessador = Co-processador integrado
| ram = Memória RAM compatível
| modem1 = (1..5) Redes móveis compatíveis
<!----------------- Performance -------------------------------------------------------------------------------------->
| slowest = Lowest maximum CPU clock
| llcache = Last Level cache size
<!------- Architecture and classification ---------------------------------------------------------------------------->
| application aplicacao = Typical application Aplicação típica (EmbeddedEmbarcado, Mobile, Desktop, ServerServidor) e segmento (de entrada, intermediário, topo de linha)| sizetamanho-from de = First fabrication size| sizetamanho-to para = Second fabrication size| arch1 = Architecture →see talkpage section #ArchitectureARM, MIPS, x86, AMD64| microarch = Microarchitecture of the CPUCortex-A77
| arch = Instruction set architecture (ISA) that the CPU implements →see talkpage section #Architecture
| instructions = Instruction sets (or number of instructions)
<!------------------ History --------------------------------------------------------------------------------------->
| predecessor = What CPU came before
| sucessor = What CPU came after
}}
</pre>